RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

HAL interrupt handling API

Hardware Abstraction Layer
» List of HAL APIs
» HAL interrupt handling API

The HAL must provide the ability to identify, prioritise and mask IRQs, and the ability
to mask FIQs. RISC OS supplies the ARM’s processor vectors, and on an IRQ calls the HAL
to request the identity of the highest priority interrupt.

IRQ and FIQ device numbers are arbitrary, varying from system to system. They should be
arranged to allow quick mappings to and from hardware registers, and should ideally
be packed, starting at 0.

Entry points

  • HAL_IRQEnable
  • HAL_IRQDisable
  • HAL_IRQClear
  • HAL_IRQSource
  • HAL_IRQStatus
  • HAL_FIQEnable
  • HAL_FIQDisable
  • HAL_FIQDisableAll
  • HAL_FIQClear
  • HAL_FIQSource
  • HAL_FIQStatus
Information source: Kernel.Docs.HAL.HAL_API in CVS
Created on July 25, 2009 22:11:57 by Jeffrey Lee (213) (127.0.0.1)
Edit | Views: Print | Source | Linked from: HAL entry points from RISC OS, List of HAL APIs, HAL_IRQDisable, HAL_IRQSource, HAL_IRQStatus, HAL_FIQDisable, HAL_FIQDisableAll, HAL_FIQSource, HAL_FIQStatus, HAL_FIQEnable, HAL_FIQClear, HAL_IRQClear, HAL_IRQEnable, OMAP3 HAL

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys