RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

OS_Byte 247

Programmer's Reference Manuals
» Part 15 – SWI Calls
» OS
» OS_Byte
» OS_Byte 247

OS_Byte 247

(SWI &06)
Entry
R0 247 (&F7)
R1 EOR value
R2 AND value
Exit
R0 Preserved
R1 Value before being overwritten
R2 Corrupted

Use

The purpose of this call is to read and change the result of pressing Break.

Notes

The value byte alters Break and modifiers of it as follows:

Bits Key combination
0,1 Break
2,3 Shift Break
4,5 Ctrl Break
6,7 Ctrl Shift Break

Each two bit numbers can mean one of these:

Value Meaning
00 Act as reset
01 Act as escape key
10 No effect
11 Undefined

The default is %00000001, so Break causes an escape condition, together with Shift and/or Ctrl it acts like the reset button.

Please note that this SWI also alters the CMOS when writing a new status.

See also

  • OS_Byte
  • OS_Byte 6
  • OS_Byte 182
  • OS_Byte CMOS Settings
Created on November 17, 2009 20:27:53 by Alan Robertson (52)? (127.0.0.1)
Edit | Views: Print | Source | Linked from: OS_Byte

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys