RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

OS_ClaimProcessorVector

Programmer's Reference Manuals
» Part 15 – SWI Calls
» OS
» OS_ClaimProcessorVector

OS_ClaimProcessorVector

(SWI &69)
Entry
R0 bits 0-7: Vector number
bit 8: 0 to release, or 1 to claim
R1 Address of replacement routine
R2 Address of your routine
Exit
R0 Preserved
R1 Address of original routine
R2 Preserved

Use

The purpose of this call is to claim a processor vector.

Notes

This call is used to allow low-level code to claim the ARM’s hardware vectors which are called when interrupts and aborts occur.

The address of your routine must be provided on release to ensure claims and releases happen in the correct order. If the address currently on the vector differs from that in R2, an error is returned.

See also

  • Processor Vector Numbers
Revised on August 17, 2011 01:34:45 by Ben Avison (25)? (82.13.37.162)
Edit | Back in time (1 revision) | See changes | History | Views: Print | Source | Linked from: Kernel notes, OS SWI Calls, Processor Vector Numbers, Hardware Vectors

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys