RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

Page "Bug tracker/versions/10" does not exist. Please create it now, or hit the "back" button in your browser.

OS_SynchroniseCodeAreas

Programmer's Reference Manuals
» Part 15 – SWI Calls
» OS
» OS_SynchroniseCodeAreas

OS_SynchroniseCodeAreas

(SWI &6E)
Entry
R0 Flags
R1 Low address, word aligned (if bit 0 of R0 set)
R2 High address, word aligned inclusive (if bit 0 of R0 set)
Exit
R0 Preserved
R1 Preserved
R2 Preserved

Use

The purpose of this call is to ensure that the code cache is up to date with memory.

Notes

This SWI is used to ensure that the code cache is up to date with memory – this may not be the case with self-modifying code.

Only use this where absolutely necessary.

R1 & R2 on entry are only used if bit 0 of R0 is set.

Available for earlier versions of RISC OS by the CallASWI module.

See also

  • OS_SynchroniseCodeAreas Flags
Created on December 4, 2009 14:23:46 by Alan Robertson (52)? (127.0.0.1)
Edit | Views: Print | Source | Linked from: Compressed ROMs, OS_PlatformFeatures 0 Flags, OS SWI Calls, OS_SynchroniseCodeAreas Flags, Service_UKCompression

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys