RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

OS_UpdateMEMC

Programmer's Reference Manuals
» Part 15 – SWI Calls
» OS
» OS_UpdateMEMC

OS_UpdateMEMC

(SWI &1A)
Entry
R0 New bits
R1 Mask
Exit
R0 Old bits value
R1 Old mask value

Use

The purpose of this call is to read or write the contents of the MEMC control register.

Notes

This SWI programs individual bits in the MEMC control register, on machines still supporting Acorn’s custom chipsets. Since the MEMC is write-only, this is done via a software copy, maintained by the OS.

Reg = (RegCopy AND NOT R1) OR (R0 AND R1)

To read: R0,R1 = 0

Created on December 4, 2009 15:37:19 by Alan Robertson (52)? (127.0.0.1)
Edit | Views: Print | Source | Linked from: OS SWI Calls

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys