RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

Page "Bug tracker/versions/11" does not exist. Please create it now, or hit the "back" button in your browser.

Processor Vector Numbers

Programmer's Reference Manuals
» Part 1 - Introduction
» Vectors
» Processor Vector Numbers

Processor Vector Numbers

# Vector
0 Branch through zero
1 Undefined instruction
2 SWI executed
3 Prefetch abort
4 Data abort
5 Address exception (unused in ARM architecture v3 and later)
6 IRQ

See also

  • OS_ClaimProcessorVector
  • Vectors
Revised on August 17, 2011 01:23:33 by Ben Avison (25)? (82.13.37.162)
Edit | Back in time (3 revisions) | See changes | History | Views: Print | Source | Linked from: Programmer's Reference Manuals, Tables, OS_ClaimProcessorVector, Hardware Vectors, Intro, Vectors

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys