RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Downloads | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

GraphicsV 3 (changes)

Showing changes from revision #8 to #9: Added | Removed | Changed

GraphicsV
» GraphicsV 3

Graphics Vector (42)

Entry  
R0 0: Interlace off
1: Interlace on
R4 Bits 0-23: 3 (reason code)
Bits 24-31: Driver number
Exit  
R4 0
- All other registers preserved

Use

The kernel issues this call in order to instruct the display driver to enable or disable interlaced output. The appropriate driver should respond by performing the requested action and setting R4 to 0 to claim the call.

Notes

This call is deprecated. obsolete.

  • Drivers which support interlace are not required to implement this call
  • Clients which wish to specify interlace settings should do so via the VIDC list and associated control list items that are given to GraphicsV 2/7.

See also

  • GraphicsV
  • GraphicsV 2
  • GraphicsV 7
Revised on May 6, 2019 14:29:01 by Sprow (202)? (82.153.112.232)
Edit | Back in time (8 revisions) | Hide changes | History | Views: Print | Source | Linked from: HAL Video API, GraphicsV, Proposed GraphicsV enhancements

Search the Wiki

Social

Follow us on and

ROOL Store

Buy RISC OS Open merchandise here, including SD cards for Raspberry Pi and more.

Donate! Why?

Help ROOL make things happen – please consider donating!

RISC OS IPR

RISC OS is an Open Source operating system owned by RISC OS Developments Ltd and licensed primarily under the Apache 2.0 license.

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2018 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys