RISC OS Open
A fast and easily customised operating system for ARM devices
ROOL
Home | News | Software | Bugs | Bounties | Forum | Documents | Photos | Contact us
Account

OS_IICOp

Programmer's Reference Manuals
» Part 15 - SWI Calls
» OS
» OS_IICOp

OS_IICOp

(SWI &7B)
Entry
R0 Pointer to list of iic_transfer structures
R1 Bits 0-23: Number of iic_transfer structures
Bits 24-31: IIC bus number
Exit
- All registers preserved
- Transfer list updated, if applicable

Use

The purpose of this call is to allow software to perform transfers on the IIC buses that are present in the system. See the iic_transfer documentation for details on the transfer list format and behaviour.

Notes

To determine how many IIC buses are present on the system, use OS_Hardware to call the HAL_IICBuses HAL call.

OS_IICOp is re-entrant. Transfers are queued on a per-bus basis. Thus if OS_IICOp is re-entered then it will first wait for all pending transfers on the requested bus to complete before starting the set of transfers requested by the new call.

OS_IICOp will enable interrupts for the duration of the transfer.

This SWI is an improved, more powerful version of the older IIC_Control? SWI.

See also

  • IIC_Control?
  • iic_transfer
  • HAL_IICBuses
  • RISCOS_IICOpV
Created on February 20, 2011 16:41:36 by Jeffrey Lee (213) (127.0.0.1)
Edit | Views: Print | Source | Linked from: RISCOS_IICOpV, iic_transfer, HAL IIC API, OS SWI Calls, HAL_IICTransfer

Search the Wiki

Commercial use

For commercial enquiries, please contact the owners of RISC OS, Castle Technology Ltd.

ROOL Store

The official C/C++ Development kit and more here.

Donate! Why?

Help ROOL make things happen – please consider donating!

Navigation

  • Home Page
  • All Pages
  • Recently Revised
  • Authors
  • Feeds
Site design © RISC OS Open Limited 2011 except where indicated
The RISC OS Open Instiki theme is based on Insitki's default layout

Valid XHTML 1.0  |  Valid CSS

Instiki 0.19.1(MML+)
This site runs on Rails

Hosted by Arachsys