Hardware Vectors (changes)

Showing changes from revision #6 to #7: Added | Removed | Changed

Programmer's Reference Manuals

» Vectors

» Hardware Vectors

Overview

Hardware vectors, like their software counterparts (Software Vectors), contain an address of a routine that will be called in specific situations. Hardware vectors are called when a privileged mode is entered or when a hardware error occurs. These conditions are known as exceptions.

Each vector will usually hold an address of a routine that will deal with the exception. Each vector has a different priority which is used to determine the order in which exceptions should be handled (if there are simultaneous exceptions).

The ARM processor handles exceptions by:

1. Using the registers to save the processor state; thus PC and PSR are copied to R14 and SPSR
2. PC and Processor Mode bits are forced to a value (dependent on exception)
3. Interrupt disable flags are set where required (to prevent unmanageable nestings of exceptions)
4. Re-enable the interrupt (if it is a re-entrant interrupt handler, R14 should be saved onto a stack in main memory beforehand)

List of hardware vectors

The following table list each of the different hardware vectors.

The offset given in the table above is relative to the vector base address. Under RISC OS this will either be &0 or &FFFF0000, as indicated by the flag returned in bit 20 of OS_PlatformFeatures 0.

Reset Vector

This vector is used to specify that the computer is reset. The ARM processor can be reset by pulling its RESET pin HIGH. When RESET goes LOW again, the following will occur:

1. Save R15 in R14_svc and CPSR in SPSR_svc
2. Force mode bits to SVC mode and set F and I bits in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &00)

Undefined Instruction Vector

This vector is called when the ARM processor attempts to execute an instruction that is unknown. If a co-processor (software or hardware) is present on the system such as a floating point emulator, the ARM will pass it onto it (when the co-processor is ready). Any instruction still unknown is passed on, and this vector is called.

The ARM processor will:

1. Save R15 in R14_und and CPSR in SPSR_und
2. Force mode bits to UND mode and set the I bit in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &04)

SWI vector

This vector is called when a SWI instruction is issued. It contains an address of the routine used by RISC OS to decode the SWI number. Due to the importance of this vector it is strongly recommended not to replace it.

The ARM processor will:

1. Save R15 in R14_svc and CPSR in SPSR_svc
2. Force mode bits to SVC mode and set I bit in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &08)

Prefetch abort vector

This vector is called when an illegal attempt to prefetch an instruction has been detected. The cause of this could be:

• An attempt to access protected memory from within insufficiently privileged mode
• An attempt to access a non-existent logical page

The ARM processor will:

1. Save R15 in R14_abt and CPSR in SPSR_abt
2. Force mode bits to ABT mode and set the I bit in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &0C)

Data abort vector

This vector is called when an illegal attempt to fetch data has been detected. The cause of this could be:

• An attempt to access protected memory from within insufficiently privileged mode
• An attempt to access a non-existent logical page

The ARM processor will:

1. Save R15 in R14_abt and CPSR in SPSR_abt
2. Force mode bits to ABT mode and set the I bit in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &10)

Address exception/Hypervisor trap vector

On 26-bit only CPUs this was the address exception vector, which would be called when an attempt was made to transfer data from an address outside the range supported by the 26-bit address bus.

With the introduction of 32-bit processor modes in ARMv3 this vector was deprecated and became unused.

With the virtualisation extensions introduced with ARMv7, this vector entry is now being re-used for handling hypervisor traps.

Currently RISC OS does not make use of hypervisor mode, and so the vector has no practical use on any version of RISC OS from 3.5 and above.

IRQ vector

This vector is called when an interrupt request is received by the ARM processor.

The ARM processor will:

1. Save R15 in R14_irq and CPSR in SPSR_irq
2. Force mode bits to IRQ mode and set the I bit in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &18)

FIQ vector

The FIQ vector is called when a Fast Interrupt Request is received by the ARM processor. The FIQ vector is entered in FIQ mode.

The ARM processor will:

1. Save R15 in R14_fiq and CPSR in SPSR_fiq
2. Force mode bits to FIQ mode and set F and I bits in the PSR
3. Force the Program Counter to fetch next instruction from Address (Vector base + &1C)

RISC OS provides the owner of the FIQ vector with 228 bytes of workspace to use as they see fit (from vector base +&1C to +&FF, inclusive). If your FIQ handler is small enough you can fit its code within this space, avoiding the need to start the handler with a branch instruction.

Vector priorities

Each vector has a different priority which is used to determine the order in which exceptions should be handled (if there are simultaneous exceptions). We list the hardware vectors in order of priority.

Pre-veneers

The Since original the introduction of the full 32bit address space in ARMv3 / ARM RISC processor OS could 3.5, only access 26-bit addresses, but with the introduction of the ARM RISC v3 OS architecture, has full contained 32-bit a addressing set was of made “pre-veneers” possible. which The are executed prior to the abortARMenvironment handlers . processor These included pre-veneers backwards take compatibility on by a supporting number both of 26-bit responsibilities: and 32-bit processor modes.

Claiming hardware vectors

To claim a vector, you use OS_ClaimProcessorVector . You pass it the address of the replacement handler routine, which is installed on the vector. The address of the previous routine will be returned to you, so that your handler routine can use it to pass on a call if necessary. On older versions ofRISC OS (pre-RISC OS 3.5) it is necessary to patch the processor vectors directly. If your code needs to pass on to the previous claimant then care will be needed to make sure you decode the old handler instruction correctly (typically it will either be a branch instruction or a PC-relative LDR of the PC)

Note that the FIQ vector cannot be claimed using OS_ClaimProcessorVector. Instead, Service_ClaimFIQ or Service_ClaimFIQinBackground must be used, on all versions of RISC OS.

ARMv6 considerations

The LDREX/STREX instructions that were introduced with ARMv6 rely on a component of the CPU called the ‘local exclusive monitor’. For the load/store exclusive instructions to work correctly, the ARM requires that operating systems manually reset the exclusive monitor to the ‘open’ state before returning to any pre-empted code. Failure to do this can result in the program malfunctioning.

Because taking a hardware vector is often a form of pre-emption, this means that several of the vector handlers may have to reset the exclusive monitor on exit, as outlined below.

For more information on how to reset the exclusive monitor, see the ARMv7 compatibility primer.

Undefined instruction, Prefetch abort, Data abort

Undefined instruction, instruction prefetch abort, and data prefetch abort handlers which (a) return to the running program and (b) make use of load/store exclusive instructions are required to reset the exclusive monitor on exit. exit – whether that exit is by returning to the program, or by passing on to the previous claimant. If the handler does not return exit (i.e. it raises an error instead) then there is no need to reset the exclusive monitor.

SWI and Hypervisor calls

ARM recommend that in order to avoid external factors causing the exclusive monitor to spuriously reset, the processing within an exclusive access sequence is kept as short and simple as possible (e.g. only use compare and ALU instructions). A SWI/hypervisor call is not a simple operation, and so they should not be used from within exclusive access sequences. Because they should not be used, there is no point in making sure the exclusive monitor is reset on exit. Therefore RISC OS defines the exclusive monitor state as being unknown on return from a SWI or HVC.

This has implications for other types of handler – if the handler either directly calls a SWI/HVC or calls some other code (e.g. an external callback function) which may use a SWI/HVC then the exclusive monitor state should now be considered as having been modified, and thus it is in need of resetting before the handler returns.

IRQ

IRQ handlers (as registered via OS_Claim OS_ClaimDeviceVector) do not need to worry about clearing the exclusive monitor on exit; the post-IRQ code within the kernel will clear it for you.

If handlers are installed via OS_ClaimProcessorVector (and they do not return via the kernel) then they must clear the exclusive monitor themselves, as appropriate.

FIQ

Because FIQ handlers return directly to the interrupted code, any FIQ handler which uses the exclusive access instructions must make sure it resets the exclusive monitor on exit.

See also

• Processor Vector Numbers
• OS_ClaimProcessorVector
• Software Vectors